


## Pipelined CPUs



Where are the registers?



Study Chapter 6 of Text

## Amdahl's Law

$$t_{\text{improved}} = \frac{t_{\text{affected}}}{r_{\text{speedup}}} + t_{\text{unaffected}}$$

Example:

"Suppose a program runs in 100 seconds on a machine, where multiplies are responsible for 80 seconds of this time. How much do we have to improve the speed of multiplication if we want the program to run 4 times faster?"

$$25 = 80/r + 20 \quad r = 16x$$

How about making it 5 times faster?

$$20 = 80/r + 20 \quad r = ?$$

Principle: Make the common case fast

## Example

Suppose we enhance a machine making all floating-point instructions run five times faster. If the execution time of some benchmark before the floating-point enhancement is 10 seconds, what will the speedup be if only half of the 10 seconds is spent executing floating-point instructions?

We are looking for a benchmark to show off the new floating-point unit described above, and want the overall benchmark to show a speedup of 3. One benchmark we are considering runs for 100 seconds with the old floating-point hardware. How much of the execution time would floating-point instructions have to account for in this program in order to yield our desired speedup on this benchmark?

## Remember

Performance is specific to a particular programs

Total execution time is a consistent summary of performance

For a given architecture performance increases come from:

increases in clock rate (without adverse CPI affects)


improvements in processor organization that lower CPI

compiler enhancements that lower CPI and/or instruction count

Pitfall: Expecting improvements in one aspect of a machine's performance to affect the total performance

You should not always believe everything you read! Read carefully!

## Pipelined CPUs



Where are the registers?



Study Chapter 6 of Text

## Review of CPU Performance

$$\text{MIPS} = \frac{\text{Freq}}{\text{CPI}}$$



MIPS = Millions of Instructions/Second

Freq = Clock Frequency, MHz

CPI = Cycles per Instruction

To Increase MIPS:


1. DECREASE CPI.
  - RISC *simplicity* reduces CPI to 1.0.
  - CPI below 1.0? State-of-the-art multiple instruction issue
2. INCREASE Freq.
  - Freq limited by delay along longest combinational path; hence
  - **PIPELINING** is the key to improving performance.



# Ultimate Goal: 5-Stage Pipeline

GOAL: Maintain (nearly) 1.0 CPI, but increase clock speed to barely include slowest components (mems, regfile, ALU)

APPROACH: structure processor as 5-stage pipeline:



**Instruction Fetch stage:** Maintains PC, fetches one instruction per cycle and passes it to

**Instruction Decode/Register File stage:** Decode control lines and select source operands


**ALU stage:** Performs specified operation, passes result to

**Memory stage:** If it's a lw, use ALU result as an address, pass mem data (or ALU result if not lw) to

**Write-Back stage:** writes result back into register file.

# miniMIPS Timing

Different instructions use various parts of the data path.




- 6 nS ■ Instruction Fetch
- 2 nS ■ Instruction Decode
- 2 nS ■ Register Prop Delay
- 5 nS ■ ALU Operation
- 4 nS ■ Branch Target
- 6 nS ■ Data Access
- 1 nS ■ Register Setup

This is an example of a “Asynchronous Globally-Timed” control strategy (see Lecture 8). Such a system would vary the clock period based on the instruction being executed. This leads to complicated timing generation, and, in the end, slower systems, since it is not very compatible with pipelining!




# Uniform miniMIPS Timing

With a fixed clock period, we have to allow for the worse case.




- Instruction Fetch
- Instruction Decode
- Register Prop Delay
- ALU Operation
- Branch Target
- Data Access
- Register Setup

By accounting for the "worse case" path (i.e. allowing time for each possible combination of operations) we can implement a "Synchronous Globally-Timed" control strategy. This simplifies timing generation, enforces a uniform processing order, and allows for pipelining!



# Step 1: A 2-Stage Pipeline




IR stands for "Instruction Register". The superscript "EXE" denotes the pipeline stage, in which the PC and IR are used.




## 2-Stage Pipe Timing

Improves performance by increasing instruction throughput.  
 Ideal speedup is number of pipeline stages in the pipeline.




- Instruction Fetch
- Instruction Decode
- Register Prop Delay
- ALU Operation
- Branch Target
- Data Access
- Register Setup

By partitioning each instruction cycle into a "fetch" stage and an "execute" stage, we get a simple pipeline. Why not include the Instruction-Decode/Register-Access time with the Instruction Fetch? You could. But this partitioning allows for a useful variant with 2-cycle loads and stores.



## 2-Stage w/2-Cycle Loads & Stores

Further improves performance, with slight increase in control complexity.  
 Some 1<sup>st</sup> generation (pre-cache) RISC processors used this approach.



- Instruction Fetch
- Instruction Decode
- Register Prop Delay
- ALU Operation
- Branch Target
- Data Access
- Register Setup

The clock rate of this variant is more than twice that of our original design. Does that mean it is twice as fast? Not likely. In practice, as many as 30% of instructions access memory. Thus, the effective speed up is:

$$\text{speed up} = \frac{\text{old clock period}}{\text{new clock period}(0.7+2*0.3)}$$

$$= \frac{20}{8(1.3)} = 1.923$$

This design is very similar to the multicyle CPU described in section 5.4 of the text, but with pipelining.




## 2-Stage Pipelined Operation

Consider a sequence of instructions:

```
...
addi $t2,$t1,1
xor $t2,$t1,$t2
sltiu $t3,$t2,1
srl $t2,$t2,1
...
```


Executed on our 2-stage pipeline:



## Pipeline Control Hazards

BUT consider instead:


```
loop: add $t1,$t1,$t0
      srl $t2,$t2,1
      bne $t2,$0,loop
      andi $t0,$t2,1
      ...
```



This is the cycle where the branch decision is made... but we've already fetched the following instruction which should be executed only if branch is not taken!

Pipelining HAZARDS are situations where the next instruction cannot execute in the next clock cycle. There are two forms of hazards, CONTROL and STRUCTURAL.

# Feedback: potential hazard



Comp 120 – Spring 2005

03/22/04

L16 – Pipelined CPU I 17

# Branch Delay Slots

**PROBLEM:** One (or more) following instructions are fetched before the branch decision is made (to take, or not to take).

**POSSIBLE SOLUTIONS:**

1. Make hardware “annul” instructions following taken branches, e.g., by disabling WERF and WR.
2. “Program around it”. Either
  - a) Follow each BNE/BEQ with a NOP instruction; or
  - b) Make compiler clever enough to move USEFUL instructions into the branch delay slots
    - i. Always execute instructions in delay slots
    - ii. Conditionally execute instructions in delay slots

Solution 2 implies breaking the sequential semantics of the ISA. Logically, the branch takes place after instructions in the DELAY SLOTS are executed.



Delay slots also apply to the jump instructions, j, jal, and jr

Comp 120 – Spring 2005

03/22/04


L16 – Pipelined CPU I 18

# Branch Solution 1

Make the hardware annul instructions in the branch delay slots of a taken branch.


```

loop:  add $t1,$t1,$t0
      srl $t2,$t2,1
      bne $t2,$0,loop
      andi $t0,$t2,1
      ...
    
```



Pros: Programs run identically on both unpipelined and pipelined hardware  
 Cons: in SPEC benchmarks 14% of instructions are taken branches →  
 14/114 = 12% of total cycles are annulled

# Branch Annulment Hardware



## Branch Alternative 2a

Always fill branch delay slots with NOP instructions (i.e., the software equivalent of alternative 1)

```

loop:  add  $t1,$t1,$t0
       srl  $t2,$t2,1
       bne  $t2,$0,loop
       nop
       andi $t0,$t2,1
       ...
    
```

Maybe I could find something useful to do in that instruction slot



	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	add	srl	bne	nop	add	srl	bne
EXE		add	srl	bne	nop	add	cmp

↑ Branch taken

- Pros: Does not require H/W modifications, only compiler changes
- Cons: NOPs make code longer; 12% of cycles spent executing NOPs

## Branch Alternative 2b(i)

Put USEFUL instructions in the branch delay slots; remember they will be executed whether the branch is taken or not

```

loop:  add  $t1,$t1,$t0
loopx: srl  $t2,$t2,1
       bne  $t2,$0,loopx
       add  $t1,$t1,$t0
       sub  $t1,$t1,$t0
       andi $t0,$t2,1
       ...
    
```

This silly instruction UNDOES the effect of that last ADD



	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	add	srl	bne	add	srl	bne	add
EXE		add	srl	bne	add	srl	bne

↑ Branch taken

- Pros: only two “extra” instructions are executed (on last iteration)
- Cons: finding “useful” instructions that should always be executed is difficult; clever rewrite may be required. Program executes differently on unpipelined implementation.


**This is the standard approach for pipelined MIPS implementations**

## Branch Alternative 2b(ii)

Put USEFUL instructions in the branch delay slots; annul them if branch doesn't behave as predicted

```

loop:  add    $t1,$t1,$t0
      srl    $t2,$t2,1
      bne.t  $t2,$0,loop
      add    $t1,$t1,$t0
      andi   $t0,$t2,1
      ...
    
```



Pros: only one instruction is annulled (on last iteration); about 70% of branch delay slots can be filled with useful instructions

Cons: Program executes differently on naïve unpipelined implementation; difficult to utilize with more than one delay slot.

## Architectural Issue: Branch Decision Timing


The number of branch delay slots is determined by where in the pipeline the branch decision is made. Consider the 5-stage miniMIPS pipeline shown on the right.

Where is the branch decision resolved?

```


beq rs,rt,offset
if (Reg[rs] == Reg[rt])
    PC ← PC + 4 + 4*SEXT(offset)
    
```

The decision is based on the ALU's Z-flag, which is determined at the very end of the ALU stage, nearly 2 clocks after the instruction fetch. Therefore, a naïve miniMIPS implementation has at least TWO branch delay slots.




Is there any way we could make miniMIPS' branch decision sooner? We only need to support BNE and BEQ, since we choose to trap and emulate the more complicated branch instructions.

# Early Branch Decision Hardware



# Step 2: 4-Stage miniMIPS



## 4-Stage miniMIPS Operation

Consider a sequence of instructions:

```

...
addi $t0,$t0,1
sll  $t1,$t1,2
andi $t2,$t2,15
sub  $t3,$0,$t3
...
    
```

Executed on our 4-stage pipeline:

		TIME (cycles) →						
		i	i+1	i+2	i+3	i+4	i+5	i+6
↓ Pipeline	IF	addi	sll	andi	sub	...		
	RF		addi	sll	andi	sub	...	
	ALU			addi	sll	andi	sub	...
	WB				addi	sll	andi	sub

## Pipeline “Structural Hazard”

BUT consider instead:

```

...
addi $t0,$t0,1
sll  $t1,$t0,2
andi $t2,$t2,15
sub  $t3,$0,$t3
...
    
```

Stuff like this never happened when we did pipelining before. Why now?

Before, we forbade feedback. Can't do that with a useful CPU. How can we fix this one?

		i	i+1	i+2	i+3	i+4	i+5	i+6
	IF	addi	sll	andi	sub			
	RF		addi	sll	andi	sub		
	ALU			addi	sll	andi	sub	
	WB				addi	sll	andi	sub

Oops! sll is trying to read Reg[8] during cycle i+2 but addi doesn't write its result into Reg[8] until the end of cycle i+3!



## Data Hazard Solution 1

“Program around it”

... document weirdo semantics, declare it a software problem.

- Breaks sequential semantics!  
(Order of instruction execution is not obvious)
- Costs code efficiency.

EXAMPLE: Rewrite

```

addi $t0,$t0,1
sll $t1,$t0,2
andi $t2,$t2,15
sub $t3,$0,$t3
as
addi $t0,$t0,1
andi $t2,$t2,15
sub $t3,$0,$t3
sll $t1,$t0,2
    
```

How often can we do this?

Not Very.

	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	addi	andi	sub	sll			
RF		addi	andi	sub	sll		
ALU			addi	andi	sub	sll	
WB				addi	andi	sub	sll

## Data Hazard Solution 2

Stall the pipeline:

Freeze IF, RF stages for 2 cycles, inserting NOPs into ALU-stage instruction register

	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	addi	sll	andi	andi	andi	sub	
RF		addi	sll	sll	sll	andi	sub
ALU			addi	NOP	NOP	sll	andi
WB				addi	NOP	NOP	sll

Drawback: Added NOPs mean “wasted” cycles. Lot’s of wasted cycles.  
(A large percentage of instructions depend on results from the immediately preceding instruction)

## Data Hazard Solution 3


### Bypass (aka forwarding) Paths:

Add extra data paths & control logic to re-route data in problem cases.

	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	addi	sll	andi	sub			
RF		addi	sll	andi	sub		
ALU			addi	sll	andi	sub	
WB				addi	sll	andi	sub

Idea: The result from the addi, which will be written into the register file at the end of cycle i+3, is actually available at output of the ALU during cycle i+2 – just in time for it to be used by sll in the RF stage!

## Bypass Paths (I)




SELECT *this* BYPASS path if

$Op^{RF}$  = reads  $R_s$  and  
 ((  $Op^{ALU}$  = R-type and  $R_s^{RF} = R_d^{ALU}$  )  
 or (  $Op^{ALU}$  = I-type and  $R_s^{RF} = R_t^{ALU}$  ))

i.e., instructions which use  
 ALU to compute result  
 and  $R_s^{RF} \neq 0$



## Bypass Paths (II)



SELECT this BYPASS path if

- $Op^{RF} = \text{reads } Ra$
- and  $Rs^{RF} \neq 0$
- and not using ALU bypass
- and  $WERF = 1$
- and  $Rs^{RF} = WA$

Why can't we get it from the register file? It's being written this cycle!



## Next Time

