Homework Information: Some of the problems are probably too long to be done the night before the due date, so plan accordingly. Late homework will not be accepted. Feel free to get help from others, but the work you hand in should be your own.

Problem 1. “Compiler Appreciation”

Translate the following code fragments (written in C) into MIPS assembly language. Use the general approach to compilation shown in lecture (allocate variables in memory). You don’t have to write an optimized assembly language unless you are into that sort of thing. Comment your assembly code to show the correspondence between C-language and assembly-language constructs. Just show the executable code—you can assume that the necessary storage allocation for each variable or array has already been done and that a label has been defined for each variable and the first entry of each array. Furthermore, you can assume that all variables have been allocated into the lower 32K bytes of memory, and that all variables and arrays are C integers, i.e., 32-bit values.

(A) \( y = 4 \times x - 1 \);

(B) \( \text{dst[row*32 + col]} = \text{src[row*32 + col]} \);

(C) \( \text{if (x > 0)} \)
   \( \text{abs} = x; \)
   \( \text{else} \)
   \( \text{abs} = -x; \)

(D) \( \text{for (j = 0; j < n; j += 1)} \)
   \( \text{a[j]} = 2 \times j + 1; \)

(E) \( \text{a[a[x]]} = \text{a[a[a[x]]]} \);
Problem 2. “Faking it”

MIPS assembly language provides opcode mnemonics for instructions that are not part of the instruction set architecture. For the most part, these pseudoinstructions can be generated using a sequence of one or more “true” MIPS instructions.

Find a “true-instruction” equivalent for each of the following pseudo-instructions (some are official MIPS pseudoinstructions, others are made up). Each of these can be implemented using only one real MIPS instruction. Discuss of your implementations, if any, and whether or not your implementation is unique (i.e. could some other instruction be used to achieve the same effect).

(A) move rA, rB
   Reg[rA] ← Reg[rB]
   Move register rB to rA

(B) neg rA, rB
   Reg[rA] ← -Reg[rB]
   Put the negative of register rB into register rA

(C) not rA, rB
   Reg[rA] ← ~Reg[rB]
   Put the bitwise complement of register rs into register rd

(D) inv rA, rB
   if (Reg[rB] == 0)
     Reg[rA] ← 1
   else
     Reg[rA] ← 0
   Put the logical negation of register rs into register rd

(E) slez rd, rs
   if (Reg[rB] <= 0)
     Reg[rA] ← 1
   else
     Reg[rA] ← 0
   Set rd to 1 if rs is less than zero, otherwise set rd to 0
Problem 3. “Out of Control”

Fill in the missing entries of the Control Logic ROM, based on the data path shown above.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>PCSEL</th>
<th>RGEN</th>
<th>SEXT</th>
<th>BSEL</th>
<th>WDSEL</th>
<th>ALUFN</th>
<th>Sub</th>
<th>Bool</th>
<th>Shft</th>
<th>Math</th>
<th>Wr</th>
<th>WERF</th>
<th>ASEL</th>
<th>LSEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>sub</td>
<td>0</td>
<td>0X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>XX</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>sll</td>
<td>0</td>
<td>0X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>andi</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>j</td>
<td>X</td>
<td>XX</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>jal</td>
<td>X</td>
<td>XX</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lui</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>